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Abstract—In order to build energy efficient digital CMOS
circuits, the supply voltage must be reduced to near-threshold.
Problematically, due to random parameter variation, supply
scaling reduces circuit robustness to noise. Moreover, the effects
of parameter variation worsen as device dimensions diminish,
further reducing robustness, and making parameter variation
one of the most significant hurdles to continued CMOS scaling.
This paper presents a new metric to quantify circuit robustness
with respect to variation and noise along with an efficient method
of calculation. The method relies on the statistical analysis of
standard cells and memories resulting an an extremely compact
representation of robustness data. With this metric and method of
calculation, circuit robustness can be included alongside energy,
delay, and area during circuit design and optimization.
I. INTRODUCTION
It is difficult to design efficient and robust modern binary
digital systems; the sheer complexity of utilizing upwards of
a billion devices [1] necessitates the use of numerous levels
of logical abstraction throughout the design flow. Errors intro-
duced at different levels of abstraction can result in circuits
that fail to function as expected for a number of reasons (e.g.,
timing, design, and functional failures) [2]. Understanding and
quantifying these different modes of failure is important, but
failures in the base digital assumption supersede all other
failures. If a gate cannot switch between logic values, then
it cannot perform computation, and assuring correctness with
respect to e.g., timing, is moot. Functional failures of this sort
can be further divided into many classes [3]; the focus of this
paper is on active device parametric failures [4], i.e., failures
caused by one of the most significant hurdles for the future of
CMOS scaling [5]: parameter variation.
Parameter variation is caused by stochastic process variation
and intrinsic parameter fluctuations (IPF); it is the primary
reason why modern digital circuits that function at the process
nominal supply voltage (VDD) eventually fail as the supply
is lowered [6]. More importantly, parameter variation makes
functional digital circuits less robust and hence less reliable
[6]–[14]. This reduction in robustness may be of little conse-
quence at the process nominal VDD, but, as VDD is lowered,
it becomes a critical design concern. Problematically, in order
to minimize the power consumption and energy demands of
modern digital CMOS circuits, the supply voltage must be
scaled sub-threshold or near-threshold [2], [8], [15]–[20]. As
such, in order to build reliable low-power digital systems,
it is essential to quantify circuit robustness as a function of
parameter variation, which is the primary goal of this paper.
The prevailing trend is to perform a simple statistical
analysis of worst-case gates and to choose a minimum VDD
above which most (or many) gates are likely to function
despite parameter variation [6]. The problem with this type
of analysis is that it may not be sufficient in real circuits due
to the presence of electrical noise. Noise can be mitigated but
is fundamentally unavoidable and has proven to be a limiting
effect in engineering digital systems for decades [21]. This
paper proposes a metric and method with which to quantify
circuit robustness in terms of parameter variation with respect
to noise. Moreover, the method presented is efficient and
scalable. The computationally expensive component is limited
to a small set of cells that make up modern standard cell
libraries and memories, and the calculation of robustness cost
is linear in the number of instances of these cells (typically in
the range of millions to billions).
The remainder of this paper is organized as follows. Section
II reviews background material on parameter variation and
circuit noise analysis. Section III introduces the notion of
circuit robustness and static noise margins. Section IV details
the method for calculating robustness for inverters, and Section
V extends the method to a larger set of CMOS gates. Section
VI discusses related works, and finally, Section VII concludes
the paper and discusses potential future research.
II. BACKGROUND
A. Parameter Variation
In modern CMOS technologies, device parameters such as
channel length, oxide thickness, dopant concentration, etc.
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can have significant deviations from their nominal values due
to process-induced and intrinsic parameter fluctuations [22].
Process variability can be considered a global, predictable,
and gradual skew in device characteristics introduced by the
complexity of manufacturing chips [23] (e.g., from thermal
gradients during fabrication [24]). Intrinsic parameter fluc-
tuations are truly statistical in nature and cause significant
deviations from device to device within a chip. Intrinsic
variations can be attributed to atomistic effects (e.g., random
dopant fluctuation (RDF)) and device structure variations (e.g.,
line edge roughness (LER)) [22], [23], [25]. There are a
number of different ways to characterize and partition these
effects, and the approach used in this paper is to consider a
global component wherein all devices on a chip are affected
in the same way, and a local component wherein each device
on a chip has a number of statistical parameters drawn from
distributions with mean values set by the global skew. This
style of partitioning variation is not as accurate as a full
combined statistical model, but it is a good, albeit slightly
pessimistic approximation [23].
Considering variation in terms of a global and a local com-
ponent simplifies statistical analysis and still permits the circuit
designer to choose, for example, a worst-case 3σ global corner
wherein the die that fall outside of this range are assumed
not to yield and should not be optimized for. For circuits
operating subthreshold, the local component of variation is
dominated by RDF and is accurately modeled by normally
distributed uncorrelated device threshold (Vt) variation [26].
Near-threshold, local variation does exhibit some degree of
spatial correlation, and at the process-nominal VDD spatial
correlation is significant and cannot be ignored. This increase
in the spatial correlation of local variation as a function of
VDD can be attributed to the fact that channel-length variation
has little effect on devices operating subthreshold but becomes
the dominant effect at approximately twice the threshold
voltage [26]. Channel length variation is spatially correlated
between devices within some radius, and is straightforward
to model [23], [26], [27]. Given that the focus of this paper
is to quantify the robustness of low-power subthreshold and
near-threshold circuits, local parameter variation is treated as
random and uncorrelated; however, the effects of spatial corre-
lation can be included. Furthermore, SPICE simulations, along
with foundry-provided statistically-extracted BSIM4 models,
are used throughout this paper as a basis for correctness;
these models are considered accurate over the entire device
operating range [28].
B. Circuit Noise
Circuit noise can be partitioned into a physical compo-
nent (e.g., thermal noise) and a man-made digital switching
component [21]. The dominant sources of physical noise in
modern CMOS (which have significant impact on RF CMOS
circuits) are 1/f noise and thermal noise [29]. Switching
noise is caused by the rapid full-rail voltage swings typical in
digital systems, and includes cross-talk (due to capacitive and
inductive coupling), charge sharing, supply-rail and ground
noise, and substrate noise. These switching-noise sources dom-
inate physical noise by several orders of magnitude in digital
circuits, and they must be accounted for in the design margins
in order to build robust digital systems (even in the absence
of appreciable parameter variation) [30]. Accurate modeling of
each switching-noise source is possible, but highly impractical
for the simulation and analysis of large circuits (millions or bil-
lions of devices). It is, however, possible to lump all switching-
noise sources together into equivalent series voltage sources
between gates [30]. These noise voltage sources are most
accurately modeled as time-varying (i.e., AC) sources [31],
but using a static DC voltage is an acceptable approximation
[21].
C. Static DC Analysis
Logic-gates in modern technologies exhibit a number of
frequency-dependent effects, and incorporating these effects
greatly increases the complexity of analysis. Fortunately, static
DC analysis has proven to be an excellent basis for a wide
range of digital circuit characterizations. The first works to dis-
cuss the requirements for functional digital circuits [32]–[34]
exclusively perform DC analysis. Numerous modern works,
e.g., [14], [35], [36], also rely on the DC analysis of digital
circuits, because in the context of determining functionality,
noise resilience, and reliability, it is representative. Moreover,
as discussed in Section I, timing failures (which probably
cannot be quantified with DC analysis alone) fall outside of
the scope of this work. In this paper static DC conditions are
assumed throughout, and the corresponding canonical method
of analysis, voltage transfer characteristics (VTCs)—the static
output voltage of a gate as a function of input voltage—are
used extensively.
III. DEFINING CIRCUIT ROBUSTNESS
Parameter variation and noise have a significant impact on
circuit robustness, and the primary goal of this paper is to
quantify this impact. To that end, it is necessary to define the
notion of robustness with the intuition that increasing parame-
ter variation tends to reduce robustness to noise. Consider two
circuits, C1 and C2, operating at the same supply voltage; C1
is more robust than C2 if and only if C1 can tolerate more
noise than C2. That is, as the circuit noise increases, C2 fails
to function before C1. With statistical parameter variation, the
notion of failure naturally becomes a probability. Robustness
can be defined such that C1 is more robust than C2 if and only
if for the same quantity of noise in both circuits the probability
that C1 fails is less than the probability that C2 fails.
As discussed in Section I, the failures of interest are active
device parametric failures, wherein a gate or memory erro-
neously changes state (between binary digital values) because
of parameter variation. Circuit noise acts to make these failures
more likely, and robust circuits need to function correctly
despite parameter variation and switching noise. In order to
quantify functional failures due to variation and noise it is nec-
essary to define what it means for a gate or memory to change
state. Toward this, consider the base digital assumption: the
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abstraction of networks of transistors as logic-gates, and logic-
gates as Boolean functions over Boolean logic-values. This
abstraction relies on the definition of a mapping between
logic-values and a physical quantity: the electrical potential
of charge stored on capacitive gate nodes. In the simplest
mapping, nodes near the supply rail potential, VDD, represent
a logic-1, and nodes near GND represent a logic-0; however,
it is surprisingly difficult to define near. That is, it is difficult
to give an exact (necessary and sufficient) mapping between
node voltages and logic values for an arbitrary network of
logic-gates, because each logic-gate interprets input voltages
differently.
In a real CMOS circuit, no two gates are identical. They
differ in function, topology, and sizing; and distinct instances
of the same gate differ because of parameter variation. Con-
sider an inverter; if a 0 is applied to its input, then a 1 is
produced on its output. Similarly, a 1 at the input results in a
0 at the output. The problem is that it is possible—by way of
intentional construction or parameter variation—to have two
distinct inverters, INV1 and INV2, that behave differently.
Suppose that for input voltages near VDD or GND, INV1
and INV2 behave logically identically and correctly (i.e., they
invert), but for some input voltage, VX , between VDD and
GND, INV1 produces a 0 on its output and INV2 produces a
1. In this situation, INV1 and INV2 interpret VX differently.
The situation is further complicated when the notion of the
output voltage level is considered. That is, the output of INV1
is really only a 0 when a subsequent gate interprets it as such,
and so on down a chain of gates.
Since different gates have different interpretations of input
voltages, the exact mapping between voltage levels and logic
values needs to be defined in terms of this interpretation (as
opposed to using a global bound). That is, suppose that worst-
case boundaries on voltages are defined by VH and VL, where
it is known that all gates in a circuit interpret voltages above
VH as a 1 and all voltages below VL as 0; then the mapping
of V (G) > VH ↔ 1 and V (G) < VL ↔ 0 is sufficient
for some notion of correct operation, but it is not necessary.
This distinction is important, because this sort of worst-case
definition is simple but not practical for the analysis of modern
low-voltage circuits.
Consider an example that demonstrates the trouble with
using the worst-case definitions for VH and VL in low-voltage
applications. Figure 1 depicts the VTCs for 100 instances of
a minimum-size inverter in a modern 40-nm low-power bulk
CMOS process with VDD = 200mV ; the curves vary signif-
icantly due to random parameter variation. These VTCs have
remarkably similar shapes and are nearly identical modulo
horizontal translation. As such, it is reasonable to consider
defining VH = 180mV and VL = 20mV as worst-case
output high and low voltages, respectively (these boundaries
are also depicted by blue and red lines respectively in Figure
1). The problem with this worst-case output mapping is that
the corresponding input voltages that yield a logical-1 on the
output then range from 25mV to 150mV ; similarly, the input
voltages that yield a logical-0 on the output range from 65mV
to 195mV . These ranges overlap, so a worst-case mapping of
input voltages to logic values cannot be defined (the nonsen-
sical worst-case mapping would be V (G) > 65mV ↔ 1 and
V (G) < 150mV ↔ 0).
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Fig. 1: Voltage transfer characteristics for 100 Monte Carlo
trials of a minimum-size inverter in a commercial 40-nm low-
power CMOS process utilizing foundry provided statistical
models for local random parameter variation at the TT global
corner (VDD = 200mV at 25◦C TT-Corner).
A. Static Noise Margin
INVb
Vnoise
INVa
Vnoise
Fig. 2: Cross-coupled inverter pair and DC noise voltage
sources.
A better approach to defining a local notion of interpretation
stems from static noise margin (SNM) analysis. The static
noise margin of cross-coupled inverters was first presented in
[33], [34] and later clarified in [37] and [38]. Consider Figure
2; the SNM of this cross-coupled pair represents the largest
DC noise voltage, Vnoise, that can be applied between the
bistable pair before the inverters switch state (between logic-0
and logic-1). If the SNM of a cross-coupled pair is less than or
equal to zero (e.g., due to parametric variation), then the pair
is not bistable; i.e., it is unable to hold two distinct logic states
(a functional failure). If the SNM of the pair is infinitesimally
greater than zero, then the cell can hold two distinct logic
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states, but a diminutive noise can act to switch these states, so
the cell is not robust. Given that noise is always present, all
cross-coupled pairs of inverters in a digital system must have
static noise margins in excess of the system noise in order to
maintain state.1
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Fig. 3: Voltage transfer characteristic for a minimum-size
inverter in a commercial 40-nm low-power CMOS process
(VDD = 1.1V at 25◦C). The unity gain points are used to
define the VTC parameters: VOH , VOL, VIH , VIL.
There are several mathematically equivalent methods used
to measure static noise margins [37]. One such method
involves analyzing the unity gain points (|dVoutdVin | = 1) of
the voltage transfer characteristic. Consider INVa (INVb)
from Figure 2: a static CMOS inverter consisting of a sin-
gle NFET and PFET, with the VTC depicted in Figure 3.
Both the functionality of the inverter and the definition of
SNM rely on two properties of the VTC holding: (1) two
unity gain points exist and (2) the slope between the unity
gain points exceeds unity in absolute value [35]. From these
unity gain points, four properties of an inverter VTC can be
defined: VOH , VOL, VIH , VIL, as in Figure 3 (see [38] for
details). (These four points are referred to as VTC parameters
throughout.) The VTC parameters serve to demark definable
boundaries between the voltages that are interpreted as a logic-
1 or logic-0, and the undefined region of high-gain in between.
That is, VIH can be considered the lowest voltage that the
inverter correctly interprets as a 1 and VIL as the highest
voltage that it correctly interprets as a 0. Similarly, VOH can
be considered the lowest voltage that the inverter will output
as a 1, and VOL the highest voltage that the inverter will output
as a 0.
In general, when one gate drives another gate, a static noise
1In real memories, e.g., SRAM arrays, the SNM during both reading and
writing of cells need to be considered [36]. Furthermore, ensuring a SNM of
greater than zero is necessary, but it may not be sufficient for ensuring read
stability and write-ability [11].
margin can be defined. This static noise margin can be broken
into two components: a noise margin high (NMH ) and a noise
margin low (NML) (one for each logic value). Consider a pair
of inverters, with INVx driving INVy . The two components
of the corresponding noise margin are defined as
NMH(INVx, INVy) = VOH(INVx)− VIH(INVy), (1)
and,
NML(INVx, INVy) = VIL(INVy)− VOL(INVx). (2)
The static noise margin is defined as the smaller of NMH or
NML.
SNM(INVx, INVy) =
min (NML(INVx, INVy), NMH(INVx, INVy)) . (3)
These relations are implicit functions of VDD.2
For cross-coupled inverters, as in Figure 2, INVa drives
INVb, and INVb drives INVa, so two different static
noise margins can be defined, SNM(INVa, INVb) and
SNM(INVb, INVa). With a few assumption about the
VTCs,3 the condition that SNM(INVa, INVb) > Vnoise ∩
SNM(INVb, INVa) > Vnoise is a necessary and sufficient
condition for differentiation of binary logic-values by way of
the electrical potential stored on the output of each inverter
[33], [34], [37]. The static noise margin of cross-coupled
inverters plays an important role in quantifying circuit robust-
ness, but the notion must be extended to incorporate parametric
variability and generalized in order to apply it to arbitrary
networks of gates.
B. Statistical Robustness
This section defines a robustness metric for cross-coupled
inverters that includes parameter variation and noise by way
of a statistical noise margin constraint. When considering two
different circuits, C1 and C2, operating with the same supply
voltage, C1 is more robust than C2 if and only if for the same
quantity of noise in both circuits the probability that C1 fails is
less than the probability that C2 fails. That is, for two different
circuits C1 and C2,
ROB(C1) > ROB(C2)↔ P (FAIL(C1)) < P (FAIL(C2)),
(4)
where ROB corresponds to circuit robustness and FAIL to
circuit failure.
Switching noise in digital circuits can be estimated with
known-methods [21], [30], and, as with other common metrics,
e.g., power and cycle time, it can be reduced and optimized for
(typically at some cost; e.g., spreading wires reduces coupling
noise at the expense of area). As such, the circuit designer can
choose a noise margin target, NMT : a minimum noise margin
constraint for all gates.4 If any gate has a noise margin less
2Equations 1, 2, and 3 (and all dependent equations) are actually implicit
functions of all operating parameters, e.g., temperature, body potentials, etc.
3The VTCs must be monotonic and have a single inflection point.
4A unique noise margin target can be chosen for each gate (if desired). In
this way, noisy gates can be assigned larger targets than quiet gates.
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than or equal to the NMT , then the gate is said to fail, as is
the entire circuit containing the failing gate. Consider a cross-
coupled inverter-pair, INVa and INVb, (as in Figure 2 with
Vnoise = 0V ) operating at a particular VDD. The probability
of failure for a pair can then be defined such that
P (FAIL(INVa, NMT ) ∪ FAIL(INVb, NMT ))
= P (SNM(INVa, INVb) ≤ NMT∪
SNM(INVb, INVa) ≤ NMT ). (5)
For a circuit, Ca, consisting of n cross-coupled inverter-pairs,
i.e., Ca = (INV ia , INV
i
b ) for i ∈ {1, 2, ..., n},
P (FAIL(Ca, NMT )) =
P
 ⋃
i∈{1,2,...,n}
FAIL(INV ia , NMT ) ∪ FAIL(INV ib , NMT )
 .
(6)
These two relations treat both the probability of failure and
SNM as random variables (RVs). In order to compute these
quantities, the corresponding distributions and the effects of
correlation are considered in Section IV. These two relations
are generalized for application to arbitrary networks of gates
in Section V.
IV. CALCULATING ROBUSTNESS
One of the goals of this paper is to define a method for
calculating robustness in such a way that it can be feasibly
computed for large circuits (billions of gates), and which also
fits in with the most prevalent method of system design, i.e.,
standard-cell hierarchical digital circuit design. This necessi-
tates the construction of a new compact model for statistical
robustness with parameters that can be stored alongside timing
and energy data in standard cell libraries. Moreover, the model
must be defined such that the compact data is composable; i.e.,
the robustness of an arbitrary network of standard cells must
be computable by the composition of robustness data from
member cells. In this way, the robustness of a large circuit
(built out of standard cells) can be readily calculated.
A. Statistical VTC Parameters
Device parameter variation results in variation in the static
noise margins of gates; the precise relationship depends on
the type of parameter variation and the device operating
regime (subthreshold see [14], [36], and above threshold
see [39], [40]). The variation in SNM can be analyzed
in terms of NMH and NML variation (see Equation 3).
Similarly, NMH and NML can be considered in terms of the
corresponding constituent VTC parameters, VOH , VIH , and
VOL, VIL, respectively (see Equations 1 and 2). In modern
bulk CMOS technologies, the output VTC parameters of a
gate, VOH and VOL, can be considered regular (not random)
variables.5 The input VTC parameters, VIH and VIL, are
5First-order analysis in [14] finds VOH and VOL to be global constants
dependent only on temperature when operating in the subthreshold regime.
Including second order affects and near-threshold operation induces a depen-
dence on VDD and gate topology, so VOH and VOL are treated as regular
variables.
normal random variables [36]. Consider Figure 1 (in Section
III): for a particular gate (an inverter) operating at a particular
supply voltage (200mV) the output VTC parameters, VOH
and VOL, are nearly constant and close to VDD and GND,
respectively (consider the blue and red lines). The horizontal
translation between this family of VTC curves—due to random
parameter variation—corresponds to shifts in the input VTC
parameters, VIH and VIL.
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Fig. 4: VIH and VIL distributions for a minimum-size inverter
in a commercial 40-nm low-power CMOS process at the TT-
Corner (VDD = 200mV at 25◦C).
100 150 200 250 300 350 400 450
VDD (mV )
0.000
0.005
0.010
0.015
0.020
P
ro
ba
bi
lit
y
D
en
si
ty
VIL
VIH
Fig. 5: VIH and VIL distributions for a minimum-size inverter
in a commercial 40-nm low-power CMOS process at the TT-
Corner (VDD = 600mV at 25◦C).
The input VTC parameter are normally distributed with
mean and standard deviation determined by the supply voltage,
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Fig. 6: VIH and VIL distributions for a minimum-size inverter
in a commercial 40-nm low-power CMOS process at the TT-
Corner (VDD = 1.1V at 25◦C).
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Fig. 7: VIH distributions for a minimum-size inverter in a com-
mercial 40-nm low-power CMOS process (VDD = 300mV at
25◦C). Global variation shifts the mean value for both VIH
and VIL.
gate topology, temperature, and global corner. This is con-
firmed by the analysis of two standard cell libraries in different
technologies and from different foundries (a 40-nm low-power
process and a 65-nm low-power process). Both cell libraries
contain hundreds of cells, and Anderson-Darling normality
testing shows that neither VIH nor VIL have any significant
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Fig. 8: Ratio of input VTC parameter variance to output VTC
parameter variance in a commercial 40-nm low-power CMOS
process (25◦C, TT-Corner). The large ratio across the entire
operating range makes it possible to approximate the output
VTC parameters as regular variables, whereas the input VTC
parameters are considered random variables.
departure from normality over the entire operating range.6
Figures 4, 5, and 6 depict VIH and VIL histograms along with
corresponding normal probability density functions (PDFs)
for a minimum-size inverter operating sub-threshold, near-
threshold, and at process nominal VDD, respectively. Global
variation simply skews the mean value, as depicted in Figure
7. Finally, Figure 8 further justifies the treatment of the output
VTC parameters as regular variables: the spread of each input
VTC parameter is several orders of magnitude greater than the
corresponding output VTC parameter spread.
B. Statistical Noise Margins
At any particular global corner, local parameter variation is
uncorrelated (see Section II-A), so the VTC parameters for
distinct gates are independent. Consider two distinct inverters,
INVx driving INVy; INVx and INVy have independent
normally distributed input VTC parameters. From Equations
1 and 2 and the assumption that the corresponding output
VTC parameters are regular variables, it follows that the
corresponding NMH and NML are also normally distributed
RVs with mean and standard deviation given by
µ(NMH(INVx, INVy)) = VOH(INVx)− µ(VIH(INVy)),
σ(NMH(INVx, INVy)) = σ(VIH(INVy)), (7)
6The nature of normality testing makes it difficult to make a stronger
statement. Furthermore, it is extremely difficult to verify that the tails of
purportedly normal distributions are actually normal; as such, treating VIH
and VIL and normal RVs should be considered an approximation.
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and
µ(NML(INVx, INVy)) = µ(VIL(INVy))− VOL(INVx),
σ(NML(INVx, INVy)) = σ(VIL(INVy)), (8)
where for any RV Z, µ(Z) and σ(Z) denote the mean
value and the standard deviation, respectively. Inconveniently,
the statistical SNM does not follow directly from Equation
3 (due to the min function). If NMH(INVx, INVy) and
NML(INVx, INVy) are independent, order statistics can be
used to directly calculate SNM(INVx, INVy) [36]; however,
they are not independent. From Figure 9, it is clear that the
input VTC parameters are highly positively correlated, and
it follows from this and Equations 7 and 8 that NMH and
NML are highly negatively correlated, which makes the direct
calculation of SNM difficult. The approach taken in this paper
is to use NMH and NML directly to calculate the probability
that a circuit fails, thus avoiding the need to compute SNM .
In this way, the effects of correlation can be accounted for,
and a general method for failure analysis is made possible.
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Fig. 9: Correlation between VIH and VIL in a commercial
40-nm low-power CMOS process (25◦C, TT-Corner). These
input VTC parameters are highly positively correlated across
VDD for a wide variety of gates.
C. Cross-coupled Inverter: Failure Probability
With a notion of statistical robustness (Section III-B) and
statistical noise margins (Section IV-B) defined, it is pos-
sible to calculate the probability of cross-coupled inverter
failure, and hence its robustness. Again, consider a cross-
coupled inverter-pair, INVa and INVb, (as in Figure 2 with
Vnoise = 0V ) operating at a particular VDD and with a
noise margin target of NMT . Calculating the probability
of failure (from Equation 5) necessitates the evaluation of
P (SNM(INVa, INVb) ≤ NMT ∪ SNM(INVb, INVa) ≤
NMT ). Assuming statistical independence, the disjunction can
be treated as an addition, and Equation 5 reduces to
P (FAIL(INVa, NMT ) ∪ FAIL(INVb, NMT ))
= P (SNM(INVa, INVb) ≤ NMT )+
P (SNM(INVb, INVa) ≤ NMT ). (9)
To calculate this quantity in closed-form, it is necessary to re-
term this relation using NMH and NML in lieu of SNM (as
discussed in Section IV-B). In order to do this, upper and lower
bounds on failure are determined, and then an approximation
is given.
1) Upper Bound:
If SNM(INVa, INVb) ≤ NMT , then
NMH(INVa, INVb) ≤ NMT and/or NML(INVa, INVb)
≤ NMT (this follows directly from Equation 3). This can be
stated in terms of probabilities as
P (SNM(INVa, INVb) ≤ NMT )
≤ P (NMH(INVa, INVb) ≤ NMT∪
NML(INVa, INVb) ≤ NMT ). (10)
Due to the high degree of anti-correlation between NMH and
NML (see Section IV-B), the disjunction can be approximated
as an addition and
P (SNM(INVa, INVb) ≤ NMT )
≤ P (NMH(INVa, INVb) ≤ NMT )+
P (NML(INVa, INVb) ≤ NMT ). (11)
Due to symmetry, a similar argument holds for
SNM(INVb, INVa), so combining Equation 9 and 11
yields an upper bound on the probability of failure for
cross-coupled inverters. That is,
P (FAIL(INVa, NMT ) ∪ FAIL(INVb, NMT ))
≤ P (NMH(INVa, INVb) ≤ NMT )+
P (NML(INVa, INVb) ≤ NMT )+
P (NMH(INVb, INVa) ≤ NMT )+
P (NML(INVb, INVa) ≤ NMT ). (12)
2) Lower Bound:
If NMH(INVa, INVb) ≤ NMT and NML(INVa, INVb)
≤ NMT , then SNM(INVa, INVb) ≤ NMT (this follows
directly from Equation 3). This can be stated in terms of
probabilities as
P (SNM(INVa, INVb) ≤ NMT )
> P (NMH(INVa, INVb) ≤ NMT∩
NML(INVa, INVb) ≤ NMT ). (13)
Due to the high degree of anti-correlation between NMH
and NML (see Section IV-B), the conditional probabil-
ity of each event (NMH(INVa, INVb) ≤ NMT , and
NML(INVa, INVb) ≤ NMT ) is less than the unconditional
probability, so
P (SNM(INVa, INVb) ≤ NMT )
> P (NMH(INVa, INVb) ≤ NMT )∗
P (NML(INVa, INVb) ≤ NMT ). (14)
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Due to symmetry, a similar argument holds for
SNM(INVb, INVa), so combining Equation 9 and 14
yields a lower bound on the probability of failure for
cross-coupled inverters. That is,
P (FAIL(INVa, NMT ) ∪ FAIL(INVb, NMT ))
> P (NMH(INVa, INVb) ≤ NMT )∗
P (NML(INVa, INVb) ≤ NMT )+
P (NMH(INVb, INVa) ≤ NMT )∗
P (NML(INVb, INVa) ≤ NMT ). (15)
3) Heuristic Approximation:
One way to approximate the probability of failure comes
from the consideration of the cross-coupled pair as a
whole. If INVA is skewed such that it can barely inter-
pret a logical-0 and INVB is skewed such that is can
barely interpret a logical-1 (or vice versa), then a failure
is likely. That is, if NMH(INVa, INVb) ≤ NMT and
NML(INVb, INVa) ≤ NMT , or if NMH(INVb, INVa)
≤ NMT and NML(INVa, INVb) ≤ NMT , then it is likely
that SNM(INVa, INVb) ≤ NMT or SNM(INVb, INVa)
≤ NMT . Empirically, with a small shift, δ, the lower bound
approximation (given by Equation 15) leads to an accurate
heuristic over a wide range of NMT and VDD. That is,
P (FAIL(INVa, NMT ) ∪ FAIL(INVb, NMT ))
≈ P (NMH(INVa, INVb) ≤ NMT + δ)∗
P (NML(INVb, INVa) ≤ NMT + δ)+
P (NMH(INVb, INVa) ≤ NMT + δ)∗
P (NML(INVa, INVb) ≤ NMT + δ). (16)
D. Probability Computation
Finally, the Gauss error function, erf , and the cumulative
distribution function (CDF) of the normal distribution can be
used to compute the probability of failure. If Z is a normal
random variable with mean µ and standard deviation σ, and c
a constant, then
P (Z ≤ c) = 1
2
(
1 + erf(
c− µ
σ
√
2
)
)
. (17)
Consider an inverter INVx driving another inverter INVy ,
combining Equations 7, 8, and 17 yields
P (NMH(INVx, INVy) ≤ NMT ) =
1
2
[
1 + erf
(
NMT − (VOH(INVx)− µ(VIH(INVy)))
σ(VIH(INVy))
√
2
)]
and
P (NML(INVx, INVy) ≤ NMT ) =
1
2
[
1 + erf
(
NMT − (µ(VIL(INVy))− VOL(INVx))
σ(VIL(INVy))
√
2
)]
.
(18)
Equation 18 can be applied directly to Equations 12, 15, and
16, thus yielding close-form equations for the probability of
cross-coupled inverter failure. Note that the these expressions
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Fig. 10: Probability of minimum-size cross-coupled inverter-
pair failure for NMT = 0mV in a commercial 40-nm low-
power CMOS process (25◦C, TT-Corner). For the heuristic
approximation, the mean absolute error is 13%, and the
maximum absolute error is 20% with δ = 4.2%VDD.
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Fig. 11: Probability of minimum-size cross-coupled inverter-
pair failure for NMT = 10%VDD in a commercial 40-
nm low-power CMOS process (25◦C, TT-Corner). For the
heuristic approximation, the mean absolute error is 12%, and
the maximum absolute error is 20% with δ = 3.2%VDD.
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Fig. 12: Probability of minimum-size cross-coupled inverter-
pair failure for NMT = 20%VDD in a commercial 40-
nm low-power CMOS process (25◦C, TT-Corner). For the
heuristic approximation, the mean absolute error is 5.2%, and
the maximum absolute error is 17% with δ = 2.2%VDD.
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Fig. 13: Probability of minimum-size cross-coupled inverter-
pair failure for VDD = 150mV in a commercial 40-nm low-
power CMOS process (25◦C, TT-Corner). For the heuristic
approximation, the mean absolute error is 2.5%, and the
maximum absolute error is 5.5% with δ = 4.3%VDD.
for failure likelihood rely on an extremely compact set of real
numbers:
• VOH(INVx,y)
• VOL(INVx,y)
• µ(VIH(INVx,y))
• µ(VIL(INVx,y))
• σ(VIH(INVx,y))
• σ(VIL(INVx,y)),
which is one of the goals of this section. That is, these are the
only parameters needed in order to calculate the probability
of failure, and hence robustness of a circuit. Figures 10, 11,
and 12, plots the probability of failure for a crossed-coupled
inverter pair against VDD. Figure 13 plot the probability of
cross-coupled inverter failure versus NMT for a fixed supply
voltage of 150mV . Digital noise tends to be proportional to
VDD [41], so the NMT is reported as a percentage of VDD.
Each of these figures depicts the upper bound, lower bound,
and approximation for cross-coupled inverter failure probabil-
ity, in addition to the actual (empirical) failure rate. Actual
failures are calculated via Monte Carlo SPICE simulations
with foundry provided statistical BSIM4 models.
Figures 10, 11, 12, and 13 also serve to exemplify why
an accurate and simple closed-form approximation for the
probability of failure is so important. In each of these plots,
as VDD increases linearly, the probability of failure decreases
exponentially, and the size of the Monte Carlo simulations
required to generate accurate failure rates increases exponen-
tially. With a noise margin target of 10%VDD at 300mV the
probability of failure is already less than 10−5, so millions
of Monte Carlo trials are necessary. A million such trials on
modern computers with modern tools requires several core-
hours of compute time. Furthermore, it is not uncommon for
a modern microprocessor design to contain millions of cross-
coupled inverters, so higher supply voltages with lower failure
rates on the order of 10−9 or lower need to be considered. This
corresponds to at least a four order of magnitude increase in
compute time for a single temperature and VDD of interest. To
ensure reliability, multiple supply voltages and temperatures
need to be considered, increasing the computation requirement
by yet another order of magnitude. Optimization of transistor
sizing can easily increase the computation requirement by an-
other order of magnitude, resulting in a compute requirement
in the realm of millions of core-hours. Finally, one of the goals
of this paper is to extend this type of analysis to arbitrary gates
(typical standard cell libraries contain hundreds of cells). This
easily pushes the compute requirement to billions of core-
hours. A closed-form approximation is more practical.
Finally, the probability of failure of a circuit Ca consisting
of n cross-coupled inverter pairs (Ca = (INV ia , INV
i
b ) for
i ∈ {1, 2, ..., n}) can easily be computed. Equation 6 can be re-
written in terms of a global conjunction instead of disjunction
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as
P (FAIL(Ca, NMT )) = 1−
P
( ⋂
i∈{1,2,...,n}
¬(FAIL(INV ia , NMT )
∪ FAIL(INV ib , NMT )
))
. (19)
Given the assumption of VTC parameter independence be-
tween gate pairs (see Section IV-B), the global conjunction can
be treated as a product, giving a readily computable compact
expression for the probability of failure and hence robustness
of a circuit, one of the goals of this section. That is,
P (FAIL(Ca, NMT )) = 1−
P
( ∏
i∈{1,2,...,n}
¬(FAIL(INV ia , NMT )
∪ FAIL(INV ib , NMT )
))
. (20)
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Fig. 14: Probability of failure for 2e28 minimum-size cross-
coupled inverter-pairs with NMT = 20%VDD in a commer-
cial 40-nm low-power CMOS process (25◦C, TT-Corner, and
δ = 2.2%VDD).
With Equation 20, it is possible to quantify the probability of
failure for an entire memory. Figure 14 gives the probability
of failure for 2e28 independent cross-coupled inverter pairs
(i.e., a 32MB memory). Simulation with statistical SPICE is
completely infeasible, so δ is taken from the considerably
smaller experiments depicted in Figure 12.
E. Chains of Inverters: Failure Probability
The goal of this section is to extend the notions of noise
margins and circuit robustness to arbitrary networks of invert-
ers. This is necessary because the probability of failure of a
linear chain of n inverters differs significantly from that of n
cross-coupled inverters. At first glance, this seems counter-
intuitive; several works (e.g., [37]) have demonstrated that
a cross-coupled pair of identical inverters can be modeled
as—and is mathematically equivalent to—an infinite chain of
identical inverters. Moreover, alternating worst-case (demonic)
noise sources between a cross-coupled pair can be modeled as
demonic alternating noise in an infinite chain, as depicted in
Figure 15. The main idea behind this equivalence is that an
infinite chain can be viewed as the unrolling of the loop that
is a cross-coupled pair. When a bistable cross-coupled pair in
steady state is perturbed by some voltage δV , the bistable pair
either changes digital state, or the inverters act as a restorative
filter, successively removing the δV disturbance one iteration
at a time in the same exact way that a chain of inverters filters
a δV disturbance. When the inverters are not identical, the two
circuits no longer behave in the same way, and equivalence is
lost. The intuition behind why they differ comes from further
analysis of the heuristic approximation presented in Section
IV-C.
INVa Vnoise INVb Vnoise Vnoise INVbINVa
Fig. 15: Infinite chain construct: equivalent to the cross-
coupled pair depicted in Figure 2.
Consider a cross-coupled inverter pair (INVa, INVb),
where INVa and INVb behave differently due to parameter
variation. With the infinite chain construct, this pair can be
modeled as a never-ending alternating linear chain of INVa
driving INVb driving INVa driving INVb, etc. (see Figure
15). Suppose that this inverter pair is not robust, i.e., the static
noise margin is just slightly larger than 0mV due to INVa
being skewed such that it can barely interpret a logical-0 and
INVb being skewed such that it can barely interpret a logical-
1. Consider the state where the input of INVa is a logical-0
and its output (the input of INVb) is a logical-1. A small DC
noise can raise the input voltage, thus causing INVa to no
longer interpret its input as a logical-0, thus resulting in a
lowering of its output node voltage. This, in turn, can result
in INVb no longer interpreting its input as a logical-1, thus
resulting in INVb raising it’s output node voltage. This, in
turn, pushes INVa even further away from interpreting its
input as a logical-0, and so on down the infinite chain until
the bistable pair ‘flips’ digital state.
INVa Vnoise INVb Vnoise VnoiseINVc INVd
Fig. 16: Chain of inverters.
On the other hand, consider an actual linear chain of
inverters, as in Figure 16. Due to parameter variation, each
inverter in the chain behaves differently. Suppose that the
chain begins with the identical sequence of skewed INVa
driving a skewed INVb, but INVb now drives a different
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inverter INVc. Again, consider the same state and event where
the input of INVa is a logical-0 and its output (the input
of INVb) is a logical-1, and a small DC noise raises the
input voltage, thus causing INVa to no longer interpret its
input as a logical-0, resulting in a lowering of its output node
voltage. This, in turn, results in INVb no longer interpreting
its input as a logical-1, resulting in INVb raising it’s output
node voltage. Suppose, however, that INVc is a robust inverter
and completely restores the rather poor logical-0 generated
by INVB to approximately 0mV . That is, the condition that
causes INVa and INVb to flip state if configured as a cross-
coupled pair may not cause a failure with INVa and INVb
in a linear chain.
In order to calculate the probability of failure for a chain of
inverters, the notion of what it means for a chain to fail must be
defined. Not unexpectedly, this definition quickly becomes a
problem of logic level interpretation, and a clear definition for
what it actually means for a chain to fail does not immediately
follow, but it is possible to sidestep the problem. That is,
cross-coupled inverter static noise margin analysis avoids the
definition of failure of an individual inverter by considering
a bistable loop. Analogously, consider a chain of an even
number, n > 2, of inverters. If the output of the last inverter
in the chain is connected to the input of the first inverter, then
the chain becomes a state-holding ring (loop). The definition
of failure naturally follows as a failure of the ring to maintain
state. Informally, the requirement of an even number of stages
does not result in a loss of generality, as it is always possible
to calculate a tight upper and lower bound on failure rate by
considering a chain with one extra and one fewer inverters
respectively.
As with the cross coupled inverter analysis, the NMH
and NML can be used to generate an upper bound, a lower
bound, and an approximation for the probability of failure
for chains of inverters. For a chain of inverters, the worst-
case, demonic, DC noise consists of alternating positive and
negative voltage sources acting contrary to the desired state of
each inverter input. That is, if the desired input to a gate is
logical-1, i.e., VDD, then a voltage source that acts to lower
this electrical potential is said to act contrary to the desired
state. In steady-state, a linear chain of n functional inverters
consists of alternating sequences of 0 and 1 at the input of each
inverter. As such, there are two possible digital states for such a
chain: the sequence either begins with a 1 or it begins with a 0.
Correspondingly, there are two states for alternating demonic
noise sources; the first DC noise source is either positive or it
is negative.
Consider a linear chain, CHa, of n inverters with demonic
noise sources, as in Figure 16 (with the constraint that n
is an even integer greater than 2). The chain is said to fail
if the corresponding ring, created by connecting the output
of the last inverter to the input of the first inverter, fails to
maintain state when all inverter inputs are properly initialized
with alternating values of 0 and 1. The chain and ring
fail with respect to a noise margin target, NMT , when the
ring fails to maintain state with demonic noise sources with
Vnoise = NMT or Vnoise = −NMT . Given the assumption of
statistical independence between the noise margins of different
gates pairs (as discussed in Section IV-B), the probability of
chain failure can be analyzed and computed in terms of the
NMH and NML of pairs of gates.
1) Heuristic Upper Bound:
Consider a labeling of inverters in the chain CHa such
that the first inverter is labeled as INV1, the second
inverter as INV2, and so on with the last inverter
being INVn. If the chain fails, then it follows that
there exists some inverter pair in the chain, INVi driving
INVi+1, with NMH(INVi, INVi+1) ≤ NMT and/or
NML(INVi, INVi+1) ≤ NMT , which leads to the same
probabilistic upper bound for cross-coupled pairs which was
discussed in Section IV-C1. For chains, however, this is
not a tight upper bound. Empirically, the cross-coupled pair
heuristic approximation (see Section IV-C3) leads to a tighter
upper bound for chains of gates. Consider two connected pairs
of inverters, the set (INVi, INVi+1, INVi+2); if the chain
fails, then it is likely that either (1) NML(INVi, INVi+1)
≤ NMT ) and NMH(INVi+1, INVi+2) ≤ NMT ),
and/or (2) NMH(INVi, INVi+1) ≤ NMT ) and
NML(INVi+1, INVi+2) ≤ NMT ). With the assumption of
statistical independence, the upper bound on the probability
of failure for the chain can be approximated as,
P (FAIL(CHa, NMT )
. P
( ⋃
i∈{1,2,...,n−2}(
(NMH(INVi, INVi+1) ≤ NMT + δu ∩
NML(INVi+1, INVi+2) ≤ NMT + δu)
∪(NML(INVi, INVi+1) ≤ NMT + δu ∩
NMH(INVi+1, INVi+2) ≤ NMT + δu)
))
(21)
where δu is a small constant used to maintain the boundary
over a wide range of NMT and VDD. The directly computable
form of this follows directly from Section IV-A.
2) Lower Bound: A heuristic for the lower bound has the
same form, but a small constant δl must be subtracted from
the NMT .
P (FAIL(CHa, NMT )
& P
( ⋃
i∈{1,2,...,n−2}(
(NMH(INVi, INVi+1) ≤ NMT − δl ∩
NML(INVi+1, INVi+2) ≤ NMT − δl)
∪(NML(INVi, INVi+1) ≤ NMT − δl ∩
NMH(INVi+1, INVi+2) ≤ NMT − δl)
))
. (22)
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3) Approximation: As expected, the heuristic approxima-
tion follows from the upper and lower bound heuristics.
P (FAIL(CHa, NMT )
≈ P
( ⋃
i∈{1,2,...,n−2}(
(NMH(INVi, INVi+1) ≤ NMT + δ ∩
NML(INVi+1, INVi+2) ≤ NMT + δ)
∪(NML(INVi, INVi+1) ≤ NMT + δ ∩
NMH(INVi+1, INVi+2) ≤ NMT + δ)
))
. (23)
Empirically, δu and δl can be defined in terms of δ. For
the devices considered in this paper: INV, NAND2, NOR3,
NAND3, NOR3, AOI21, and for noise margin targets between
0%VDD and 20%VDD, a relative offset of 3%VDD is suffi-
cient. That is, δu = δl = δ+3%VDD. Figures 17, 18, and 19
depict the upper bound, lower bound, and approximations for
a chain of 20 inverters.
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Fig. 17: Probability of chain of 20 inverters failing with
NMT = 0%VDD in a commercial 40-nm low-power CMOS
process (25◦C, TT-Corner). For the heuristic approximation,
the mean absolute error is 17%, and the maximum absolute
error is 43% with δ = −3.2%VDD.
Finally, a circuit, Ca, composed of n chains of inverters, is
said to fail if any chain fails. That is, with chain labeled as
CH1, CH2, ..., CHn,
P (FAIL(Ca, NMT ) =
P
 ⋃
i∈{1,2,...,n}
FAIL(CHi, NMT )
 . (24)
As with the cross-coupled inverter analysis in Section IV-D,
Equation 24 can be re-written in terms of a global conjunction
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Fig. 18: Probability of chain of 20 inverters failing with
NMT = 10%VDD in a commercial 40-nm low-power CMOS
process (25◦C, TT-Corner). For the heuristic approximation,
the mean absolute error is 13%, and the maximum absolute
error is 38% with δ = −2.3%VDD.
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Fig. 19: Probability of chain of 20 inverters failing with
NMT = 20%VDD in a commercial 40-nm low-power CMOS
process (25◦C, TT-Corner). For the heuristic approximation,
the mean absolute error is 6.8%, and the maximum absolute
error is 24% with δ = −1.8%VDD.
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instead of disjunction as
P (FAIL(Ca, NMT )) = 1−
P
 ⋂
i∈{1,2,...,n}
¬FAIL(CHi, NMT )
 . (25)
Given the assumption of VTC parameter independence
between gate pairs, and hence chains (see Section IV-B),
the global conjunction can be treated as a product, giving a
readily computable compact expression for the probability of
failure and hence robustness of a circuit consisting of chains
of inverters, one of the goals of this section. That is,
P (FAIL(Ca, NMT )) = 1−
P
 ∏
i∈{1,2,...,n}
¬FAIL(CHi, NMT )
 . (26)
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Fig. 20: Probability of failure for 2*2e28 minimum-size in-
verters in chains with NMT = 20%VDD in a commercial
40-nm low-power CMOS process (25◦C, TT-Corner, and
δ = −1.8%VDD).
Using Equation 26, Figure 20 gives the probability of failure
for 2*2e28 independent inverters in the form of chains. As
with the cross-coupled pairs, simulation with statistical SPICE
is infeasible, so δ is taken from the considerably smaller
experiments depicted in Figure 19. The probability of failure
of chains of inverters is considerably lower than that of
cross-coupled pairs (with the same number of devices, noise-
margin target, and VDD), as depicted in Figure 21. The failure
probabilities are similar for cross-coupled pairs of inverters
operating 50−100mV above the inverter chain supply voltage.
This is the first work to quantify and compare these two very
different devices’ configurations and corresponding probabili-
ties of failure.
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Fig. 21: Probability of failure for 2*2e28 minimum-size invert-
ers in chains compared to that of 2e28 minimum size cross-
coupled pairs with NMT = 20%VDD in a commercial 40-nm
low-power CMOS process (25◦C, TT-Corner).
V. GENERALIZED CIRCUIT ROBUSTNESS
The goal of this section is to extend the notions of static
noise margins to a larger gate set than that of inverters alone.
As with the analysis in Section IV, the main goal is to generate
a composable robustness metric, so that the robustness of an
arbitrary network of standard cells can be easily computed.
A. VTC Parameters of Combinational Gates
GND
in2
in1
in1
VDD
in2
out
Fig. 22: NAND2.
Consider a combinational CMOS 2-input NAND gate,
NAND2, with nodes labeled as in Figure 22. If the input
nodes, in1 and in2, are treated independently, then the VTC
describes Vout as a function of both Vin1 and Vin2, as depicted
in Figures 23 and 24. Figure 23 provides a three dimensional
view and, Figure 24 plots the VTC in the Vin1 × Vin2 plane
with Vout encoded by color. The partial derivatives ∂Vout∂Vin1 and
∂Vout
∂Vin2
describe two continuums of unity gain points depicted
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Fig. 23: Voltage transfer characteristic for the minimum-size
NAND2 (depicted in Figure 22) in a commercial 40-nm low-
power CMOS process (VDD = 1.1V , 25◦C, TT-Corner)
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Fig. 24: Voltage transfer characteristic for the minimum-size
NAND2 (depicted in Figure 22) in a commercial 40-nm low-
power CMOS process (VDD = 1.1V , 25◦C, TT-Corner).
by purple triangles and red squares, respectively, in Figure 24.
The gradient is given by
∇Vout = ∂Vout
∂Vin1
i +
∂Vout
∂Vin2
j, (27)
where i and j are the unit vectors in the Vin1×Vin2 plane. The
two continuums of unity gain points defined by |∇Vout| = 1
(depicted by a black line in Figure 24) are analogous to an
inverter’s two unity gain points given by |dVoutdVin | = 1 in Section
III-A. In fact, for an inverter the two measures are identical,
i.e., |∇Vout| ≡ |dVoutdVin |. Moreover, the magnitude of ∇Vout is
probably the most general measure for determining unity gain
points, as it is applicable to any gate regardless of the number
of inputs.
For noise margin analysis, choosing individual unity gain
points as representative approximations is an important sim-
plification, and individual points can be chosen by considering
slices of the VTC (planes orthogonal to Vin1 × Vin2). Three
slices of the NAND2 VTC are depicted by dashed lines in
Figure 24. These three slices are of particular interest for two
reasons. First, they give the upper and lower unity-gain bounds
in terms of Vin1 and Vin2. Second, they correspond to a logical
reduction of the NAND2 to that of an inverter. That is, if either
input is tied to logical-1 or if both inputs are tied together, then
the NAND2 is functionally equivalent to an inverter. In Figure
24 the three possible inverter-equivalent slices are depicted
by: (1) an orange dashed-line corresponding to tying in1 to
VDD and sweeping in2 from GND to VDD, (2) a light-blue
dashed-line corresponding to tying in2 to VDD and sweeping
in1 from GND to VDD, and (3) a red dashed-line generated
by tying in1 to in2 and sweeping them together.
1
1in
in≡ ≡ inout out out ≡ in out
(1) (2) (3)
Fig. 25: NAND2 inverter equivalence.
The idea of inverter-equivalence is general and can be used
to generate the boundary unity-gain points for arbitrary gates.
Consider an inverting binary CMOS gate, G, with n inputs
and a single output. Gate G can be made to act logically as
a single input/output inverter for some assignment of inputs
where inputs can be tied together, tied to 1, or tied to 0. Since
G is an inverting CMOS gate, one or more inverter-equivalent
input assignments exist, and the assignments depend on the
topology of G. The three inverter-equivalent slices from Figure
24 are depicted at the gate level in Figure 25.
A general notion of an inverter equivalent assignment is
helpful. Let G be an inverting binary CMOS gate with k
inputs labeled as in1, in2, ..., ink, a single output, out, and
with functionality defined by Vout = G(Vin1, Vin2, ..., Vink).
The set of inverter equivalent input assignments to G, de-
noted IE(G), is a set of k-tuples, (ie1, ie2, ..., iek), where
iei ∈ (1, 0, in), and (ie1, ie2, ..., iek) ∈ IE(G) if and
only if G(ie1, ie2, ..., iek) is functionally equivalent to an
inverter with input in, and output out. For the NAND2, the
three inverter equivalent input assignments are (1) (1, in),
(2) (in, 1), and (3) (in, in). In order to work with inverter
equivalent input assignments, it is convenient to define F , a
simple mapping function between real voltages and elements
of (1, 0, in). That is,
F (Vi) =

0 if Vi = GND
1 if Vi = VDD
in otherwise.
(28)
With a notion of inverter equivalence, it is possible to define
a representative set of unity gain points for a gate. Let G
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be an inverting binary CMOS gate with k inputs labeled as
in1, in2, ..., ink, and a single output, out. The gradient of Vout
is defined as
∇Vout = ∂Vout
∂Vin1
i1 +
∂Vout
∂Vin2
i2 + ...+
∂Vout
∂Vink
ik, (29)
where i1, i2, ..., ik are the corresponding unit vectors. The
representative set of unity gain points for G, RS(G), is defined
such that
(Vin1, Vin2, ..., Vink, Vout) ∈ RS(G) if and only if
|∇Vout(Vin1, Vin2, ..., Vink)| = 1 , and
(F (Vin1), F (Vin2), ..., F (Vink)) ∈ IE(G) , and
for all x, y ∈ (1, 2, ..., k) (30)
if F (Vinx) = in and F (Viny) = in then Vinx = Viny. (31)
For the NAND2, the representative set of unity gain points
are depicted in Figure 24 as light-blue, orange, and red
circles with annotated values. The values for each slice
(Vin1, Vin2, Vout) are (1): (1100,470,1066), (1100,626,42)
(2): (445,1100,1063), (630,1100,40), (3): (540,540,1062),
(674,674,51). These representative points can be mapped back
to simple pairs of the form (Vin, Vout) by using the inverter
equivalent input assignment to remove the references to VDD,
GND, and shared inputs. For the NAND2 this reduced repre-
sentative set of unity gain points is (1): (470,1066), (626,42)
(2): (445,1063), (630,40), (3): (540,1062), (674,51).
Finally, the VTC parameters can be defined using the
reduced set of unity gain points. The usual mapping of unity
gain points to VTC parameters can be employed, so for
the NAND2, (1): VIL = 470, VOH = 1066, VIH = 626,
VOL = 42, (2): VIL = 445, VOH = 1063, VIH = 630,
VOL = 40, and (3): VIL = 540, VOH = 1062, VIH = 674,
VOL = 51. Statistical analysis is greatly simplified when a
single set of representative VTC parameters is chosen, but
the parameters—as measured with (1), (2), and (3)—differ.
It is clear that VOH and VOL are nearly constant; this is
expected (see Section IV-A). The two inverter equivalent input
assignments where a single input is tied to VDD ( (1) and (2)
) are highly symmetric and have only slightly different values
for VIH and VIL, respectively. The input assignment wherein
both inputs are tied together, (3), does differ significantly in
terms of VIH and VIL from (1) and (2).
Consider the measurement of VIL performed by sweeping
the input(s) from GND to VDD using (1) as compared to (3).
The value of VIL corresponds to the greatest input voltage that
still results in the output being pulled-up to a logical-1. The
NAND2 contains 2 parallel PFETs with gates connected to in1
and in2, respectively. With input assignment (1), in1 is tied to
VDD, causing the corresponding PFET to effectively turn off,
i.e., it contributes only sub-threshold leakage current to the
pull-up network as in2 is swept from GND to VDD. As Vin2
is increased, the corresponding PFET begins to turn off and the
NFETs begin to turn on, thus transitioning the output towards
a logic-0; VIL is the input voltage at which this transition
occurs. With (3), both inputs are tied together, and the parallel
PFETs actively pull up the output node together as the input is
swept. The parallel PFETs in (3) continue to actively pull up
the output node as the input voltage is increased beyond the
VIL from (1). As such, VIL as measured with (3) is greater
than VIL as measured with (1). An analogous, but reciprocal
explanation can be given for VIH . That is, VIH as measured
with (1) is greater than VIH as measured with (3).
In order to provide an upper bound on the robustness, the
representative set of VTC parameters should be chosen so
as to overestimate the probability of failure of a gate. This
corresponds to underestimating both NMH and NML; this,
in turn, necessitates underestimating VIH and overestimating
VIL.7 Since VOH and VOL are approximately constant across
inverter equivalent input assignment slices, the smallest VIH
and the largest VIL should be chosen from the reduced
representative set of unity gain points. For the NAND2 this
corresponds to selecting the VTC parameters from different
slices: VIH from (1) and VIL from (3).8 This somewhat
complicates the task of gate characterization, so in this paper
the VTC parameters from (1) are chosen as the representa-
tive set, despite the fact that this simplifying choice slightly
underestimates VIL. In terms of calculating the probability of
failure, this simplification has little impact.
Finally, the VTC parameters for an arbitrary gate can be
defined. Let G be an inverting binary CMOS gate with m
inputs and a single output, out, and let RS(G) be the reduced
representative set of unity gain points for G. Assume that
RS(G) has cardinality n, and elements labeled as (Vini , Vouti)
for i ∈ {1, 2, ..., n}. The VTC parameters for G are defined
as
VIH(G) = min(Vini)
VIL(G) = max(Vinj )
VOH(G) = min(Voutk)
VOL(G) = max(Voutl),
for i, j, k, l ∈ {1, 2, ..., n}.
B. Statistical Noise Margins of Combinational Gates
In order to give general definitions for NMH and NML, it
is necessary to consider the input VTC parameter correlation
between multiple inputs of the same gate. As shown in Figure
26, the input VTC parameters are highly uncorrelated over a
wide range of VDD. Given this and the treatment of output
VTC parameters as regular variables, arbitrary networks of
combinational gates with fan-in and fan-out greater than unity
can be broken apart into equivalent gate-pairs, and ultimately,
into inverter-equivalent pairs for statistical analysis; i.e., for
the purpose of computing the probability of circuit failure.
Consider a circuit, Ca, composed of a network of n com-
binational gates in an array of simple linear chains; Ca is
7Assuming that the corresponding variances are approximately equal.
8In a similar fashion, the smallest VOH and largest VOL could be chosen
as representative VTC parameters; however, the output VTC parameters
are approximately constant, so they can also be chosen arbitrarily or by
convenience.
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Fig. 26: NAND2 Input Correlation in a commercial 40-nm
low-power CMOS process (VDD = 1.1V , 25◦C, TT-Corner).
GP1
GP2
GP3
GP4
Fig. 27: Equivalent gate-pairs formed from multiple fan-in and
fan-out gate networks. GP1 and GP2 are formed for each input
of the NAND gate, and GP3 and GP4 are due to the inverter
fan-out.
said to fail if any chain of gates within the circuit fails (see
Equation 24). In general, digital circuits consist of networks
of combinational gates organized as interconnecting chains,
wherein some gates drive multiple gates, some gates are driven
by multiple gates, or both. Consider a circuit, Cb, composed
of a network of n combinational gates with interconnecting
chains, i.e., some gates within Cb drive multiple gates and
some gates have multiple inputs. Consider a gate, Gx ∈ Cb
that drives k gates in Cb, labeled as G1, G2, ..., Gk. Since
the output VTC parameters of Gx are not stochastic in nature,
these gates can be treated as k equivalent gate-pairs (Gx, Gi)
for i ∈ {1, 2, ..., k}. As an example, consider GP3 and GP4
in Figure 27. Similarly, consider k gates in Cb, labeled as
G3, G4, ..., Gk that drive (fan-in) to a multi-input gate,
Gx ∈ Cb. Given that the input VTC parameters of Gx
are independent, each pair, (Gi, Gx) for i ∈ {1, 2, ..., k},
can be considered as components of independent equivalent
gate-pairs, as illustrated in 27 by GP1 and GP2. Finally, as
discussed in Section V-A, every equivalent gate-pair can be
analyzed as an inverter equivalent pair, and the robustness of
a circuit consisting of arbitrary connections of combinational
gates can be computed by way of the methods detailed in
Section IV-E. Figure 28 plots the failure probabilities for a
linear chain of 20 gates: alternating NAND2 and NOR2 with
NMT = 10%VDD. Similarly, Figure 29 shows the failure
probabilities for a chain consisting of alternating NAND3 and
NOR3 gates with NMT = 20%VDD.
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Fig. 28: Probability of chain of 20 combinational gates failing
(the chain consists of alternating NAND2, NOR2 gates) with
NMT = 10%VDD in a commercial 40-nm low-power CMOS
process (25◦C, TT-Corner). For the heuristic approximation,
the mean absolute error is 16%, and the maximum absolute
error is 36% with δ = −1.2%VDD.
C. Applications
The methods presented in this paper give a circuit designer
the ability to calculate the robustness of a digital circuit
composed out of gates. That is, for some circuit, Ca, and a
target noise margin, NMT , Equation 26 gives the probability
that some gate chain in Ca has a noise margin less than the
target, i.e., a probability of failure P (FAIL). This quantity
can, of course, instead be considered as a passing probability
P (PASS) by subtracting it from unity, and this passing
probability can be thought of as a parametric yield. That is, if
P (PASS) = 95%, then in 95% of instances of Ca, all gates
will exceed the noise margin target constraint (this is defini-
tionally a parametric yield). If the circuit under consideration,
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Fig. 29: Probability of chain of 20 combinational gates failing
(the chain consists of alternating NAND3, NOR3 gates) with
NMT = 20%VDD in a commercial 40-nm low-power CMOS
process (25◦C, TT-Corner). For the heuristic approximation,
the mean absolute error is 16%, and the maximum absolute
error is 67% with δ = −1.3%VDD.
Ca, is an entire microprocessor, then this parametric yield can
be included as a part of the die yield calculation.
In Equation 26, the circuit under consideration, Ca, is an
independent variable, and P (FAIL) is a dependent variable.
It is straightforward to instead treat Ca as dependent on
P (FAIL). In this way, a designer can choose a NMT and a
yield, and then calculate the maximum number of gates that
satisfy this constraint (i.e., how large of a circuit can be built).
Figure 30 plots the maximum number of equivalent gate-pairs
that satisfy a NMT and yield constraint vs. VDD. It is clear
from this figure that the gate choice has only a small impact on
how large of circuit can be constructed, and the most important
constraint is supply voltage; i.e., the maximum circuit size is
exponential in VDD. Figure 31 plots the maximum NMT that
can be guaranteed (for 1M equivalent gate-pairs in chains and
a yield of 95%) versus VDD.
VI. RELATED WORK
The earliest works to consider digital circuit robustness with
respect to noise and a definition of a static noise margin
come independently from Lo and Hill, respectively [32]–[34].
More recently, Shepard proposed a systematic approach to
incorporating noise margins into the design process of large
circuits via Harmony (an EDA tool) [30]. The primary problem
with Harmony is that it does not account for parameter
variation, so it is not sufficient for modern low-voltage circuit
analysis. It may be possible to apply the robustness metrics
and computation techniques detailed in this paper to a tool
like Harmony, but this is left as future work.
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Fig. 30: Maximum number of equivalent gate-pairs vs. VDD
with NMT = 20%VDD and yield = 95% in a commercial
40-nm low-power CMOS process (25◦C, TT-Corner). Chains
consist of alternating gates, and all combinations from the
set (INV,NAND2, NOR2, AOI21, NAND3, NOR3) are
considered.
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Noise margin based analysis of memory cells [39] is com-
mon, and a number of works consider the effects of parameter
variation in SRAM based analysis, e.g., [4], [11], [12], [36],
[40], [42], [43]. These works perform statistical analysis using
the SNM expression (Equation 3) and are thus limited by the
min function. Calhoun works around this somewhat in [36] by
using order statistics on the tail of the SNM distribution. A
few works (e.g., [10], [13], [44], [45]) analyze combinational
gate failures due to parameter variation when operating at low
voltages, but these works only consider the single case where
all inputs of each gate are tied together. Moreover, these works
only consider a simple binary failure model (i.e., SNM > 0
or SNM < 0), as opposed to the generalized noise margin
target based analysis presented in this paper.
Several works specifically consider and model some of the
effects of parameter variation on circuits operating subthresh-
old. Chen considers the limitations in terms of large fan-ins
and fan-outs in [9], and Pu [46] uses affine arithmetic to model
the effects of parameter variation on VOH and VOL. Alioto
derives an accurate closed-form subthreshold SNM model in
[14] and considers the effects of variation on subthreshold
circuits by way of analyzing the imbalance factor (IF) between
the PFET and NFET networks that make up a gate. Some of
the work discussed in this paper was initially presented in [16].
VII. CONCLUSION
This paper presents a metric for digital circuit robustness
with respect to parameter variation and noise. The robustness
metric is general, and while only applied to CMOS circuits
in this paper, can be extended to other technologies (possible
future work). Additionally, a compact method for calculating
the robustness of CMOS circuits operating sub-threshold or
near-threshold is detailed and validated. The method of cal-
culation relies on a new compact representation of parameter
variation at the cell level; as such, the robustness of an ex-
tremely large circuit can be quickly, efficiently, and accurately
computed. The statistical details of the model are flushed out
and validated against SPICE simulations of foundry provided
statistical BSIM simulations in a modern (40-nm) technology.
This work relies extensively on the notion of a static noise
margin (see Section III-A). This notion, previously defined
exclusively for cross-coupled gate-pairs, is extended in three
important ways:
• it is turned into a statistical quantity in Section IV-B,
• it is extended to cover chains of gates in Section IV-E,
and
• it is generalized for use with any inverting single-output
CMOS gate in Section V-A.
As with all metrics, there are limitations to the applicability
of the work presented in this paper. Many of the calculations
rely on the assumption of statistical independence of parameter
variation between different gates. This assumption is discussed
in detail and justified in Section IV-B. If this assumption does
not hold, the effects of correlation can be accounted for by way
of adding a correlation coefficient to Equations 16, 20, and 26.
These effects are likely well modeled as spatial correlation
[47], so accurate correlation models may require knowledge
of circuit layout. Quantifying these effects, which are currently
only significant at high supply voltages, is left as future work.
Finally, choosing different noise margin targets for different
gates is left as future work (circuit noise can vary from gate
to gate).
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